

PHILIPS

The Impact of Interstratal Interconnect Density on the Performance of Three-Dimensional Integrated Circuits

Viet Nguyen and Phillip Christie

Philips Research Leuven


S.L.I.P. 2005, San Francisco 2-3 April 2005

Outline

- Introduction
- Method for system-level performance evaluation
- Wire-length distributions
- Results
 - System-level performances of 2D, ideal, semi-ideal and realistic 3D-ICs
 - Recently published data + benchmarking
- Conclusions


Introduction

- **Signal delay, high power consumption** are the problems associated with **long, thin, dense interconnects**
- Solutions under investigation
 - Optical interconnect, carbon nanotubes...
 - **3D-IC**



Interconnection issues in 3D-IC

#1



High-aspect-ratio
through-wafer
vias

Misalignment
between device
layers

Interconnection issues in 3D-IC

#2

Example of state-of-the-art die-to-die via dimensions

Via diameter: $\sim 5\mu\text{m}$

Via height: $\sim 50\mu\text{m}$

Via pitch: $\sim 10\mu\text{m}$


45-nm CMOS cell size: $\sim 1.5\mu\text{m} \times 1.5\mu\text{m}$

Vertical routing in a 3D-IC at 45-nm node is limited

What are the consequences on 3D-IC performance


Method for system-level performance evaluation

45-nm CMOS compact model



- 45-nm interconnect compact model
- 3D Wire length distributions


- 100 ivx1x critical path
- Delay, dynamic switching energy
- 1000 trials



$$R_{XX} = 0.1R_X$$

$$C_{XX} = 0.1C_X$$

Example of a wire-length distribution



902,500 gates
 CMOS045
 5 metal levels


2D wire-length distribution – Davis model

$l = 13$ gate pitch

$$f_{2D}(l) = \Gamma M_{2D}(l) I_{2D}(l)$$

Number of gate pairs separated by distance l


Expected number of interconnects between two gates




- Block A – N_{A2D} gates
- Block B – N_{B2D} gates
- Block C – N_{C2D} gates

3D wire-length distribution – Rahman model


Stratum 1





Stratum 2




Stratum 3



-  Block A – N_{A3D} gates
-  Block B – N_{B3D} gates
-  Block C – N_{C3D} gates



3D wire-length distribution – Rahman model



Average values for $N_{A, B, C}$


$$N_{A3D} = 1$$

$$N_{B3D}(l) \approx \frac{1}{S} \left[\begin{array}{l} N_{B2D}(l) + 2N_{B2D}(l-t_s)u(l-t_s) + \dots + 2N_{B2D}(l-(S-1)t_s)u(l-(S-1)t_s) + \\ N_{B2D}(l) + 2N_{B2D}(l-t_s)u(l-t_s) + \dots + 2N_{B2D}(l-(S-2)t_s)u(l-(S-2)t_s) \\ + \dots + N_{B2D}(l) \end{array} \right]$$

$$N_{C3D}(l) \approx \frac{1}{S} \left[\begin{array}{l} N_{C2D}(l) + 2N_{C2D}(l-t_s)u(l-t_s) + \dots + 2N_{C2D}(l-(S-1)t_s)u(l-(S-1)t_s) + \\ N_{C2D}(l) + 2N_{C2D}(l-t_s)u(l-t_s) + \dots + 2N_{C2D}(l-(S-2)t_s)u(l-(S-2)t_s) \\ + \dots + N_{C2D}(l) \end{array} \right]$$

Observations

Observation 1: Transformation of Rahman model



$$N_{B3D}(l) = N_{B2D}(l) + \frac{1}{S} \sum_{i=1}^{S-1} [2(S-i)N_{B2D}(l-it_s)u(l-it_s)]$$



$$N_{C3D}(l) = N_{C2D}(l) + \frac{1}{S} \sum_{i=1}^{S-1} [2(S-i)N_{C2D}(l-it_s)u(l-it_s)]$$

Contribution of the 3rd dimension

Observation 2: In reality

Limited number of interstratal interconnects

Contribution of the 3rd dimension will be much less

Concept of probability of connection to other strata




Observation 2: Example

Stratum 1

Stratum 2




Stratum 3

Ideal



Reality

(limited number of interstratal interconnects)



3D wire-length distribution – New model

$$N_{A3D} = 1$$

$$N_{B3D}(l) = N_{B2D}(l) + \frac{1}{S} \sum_{i=1}^{S-1} \left[2(S-i)N_{B2D}(l-it_s)u(l-it_s)P_{density}^i \right]$$

$$N_{C3D}(l) = N_{C2D}(l) + \frac{1}{S} \sum_{i=1}^{S-1} \left[2(S-i)N_{C2D}(l-it_s)u(l-it_s)P_{density}^i \right]$$

Remote stratum has remote interconnection chance



Chance to have a direct connection to the next stratum. This depends on the interstratal interconnect density

Examples


- $P_{density} = 1$ --- Ideal case, back to Rahman model
- $P_{density} = 0.5$ --- Semi-ideal case
- $P_{density} = 0.1$ --- Realistic case

CMOS045 dimensions → Interstratal interconnect pitch


- $P_{density} = 1$ --- Pitch ~ 1.5 μm
- $P_{density} = 0.5$ --- Pitch ~ 3 μm
- $P_{density} = 0.1$ --- Pitch ~ 15 μm

Wire-length distributions of 2D, ideal, semi-ideal and realistic 3D-ICs

Wire-length distributions




- 3,500,000 gates
- $p = 0.66$, $\alpha k = 3$
- $t_s = 1$ gate pitch
- 2 strata (3D)
- CMOS045



Method for system-level performance evaluation


45-nm CMOS compact model

- 45-nm interconnect compact model
- 3D Wire length distributions



a)

- 100 ivx1x critical path
- Delay, dynamic switching energy
- 1000 trials




$$R_{XX} = 0.1R_X$$

$$C_{XX} = 0.1C_X$$


b)

PHILIPS Results

Delay versus architectures



Dynamic switching energy versus architectures




- Ideal 3D interconnect architecture only shows a modest performance improvement (approx. 10%)
- Realistic 3D interconnect architecture does not improve performance
- Increase number of strata does not significantly improve performance

Recently proposed dimensions & properties for 45-nm CMOS


Recently published data on 3D-IC

#1

Performance of 3D iA32 microprocessor



2D floor plan of a deeply pipelined iA32 core




3D floor plan of a deeply pipelined iA32 core

Recent published data on 3D-IC #2

#2

Performance of 3D iA32 microprocessor



Performance improvement

Speed: 15%

Power: 15%

Required die-to-die via pitch (μm) density in 90nm process

Benchmarking

| | Our analysis | Published data |
|-------------------------|---|---------------------------------|
| Technology node | 45-nm | 90-nm |
| Circuit type | Random logic network | Deeply pipelined microprocessor |
| Number of device layers | 2 | 2 |
| Via pitch density | 1.5- μ m; 3- μ m; 15- μ m | Minimum: 9 μ m |
| Performance improvement | 1.5- μ m via pitch: 10% 3- μ m via pitch : - 0% 15- μ m via pitch: -15% | 15% |


Conclusions


- Interstratal interconnect density plays a crucial role in determining the performance of 3D random logic networks
- It is indicated that serious efforts need to be spent on realizing high density interstratal interconnect for CMOS045 and smaller nodes in order to benefit from 3D architecture
- Increasing the number of strata does not significantly increase the performance of a 3D-IC


Acknowledgement

- Virtual Technology Project members:
 - Aatish Kumar
 - Anco Heringa
 - Manish Garg
 - Laurent Le Cam
 - Gerben Doornbos
 - Ranick Ng









(c)