

Constant Impedance Scaling Paradigm for Interconnect Synthesis

J. Balachandran, S. Brebels, G. Carchon,
M. Kuijk¹, W. De Raedt, B. Nauwelaers², E. Beyne

SEEDS FOR
TOMORROW'S
WORLD
IMEC VZW, Belgium.

¹Vrije Universiteit Brussel, Belgium

²Katholieke Universiteit Leuven, Belgium



SLIP 2006

4-5th March

Munich, Germany

- Global interconnects are *performance limiters* in nano-CMOS regimes
 - Billion transistor + Integration densities
 - GHz range clock frequencies
- “Computer Architecture is all about Interconnects”
 - Bill Dally, Stanford
- Need for proper (global) interconnect design and optimization
 - Application Independent
 - Interconnect stack technology development

Interconnect Design Loop




- Numerous possibilities in the design space
- Systematic Design ?
→ Constant Impedance Scaling

- Introduction
- Concept
- Methodology
- Design strategies
- Conclusion



Interconnect Design Space Abstraction

Interconnect Electrical Model





- R depends on the cross-sectional area (A)
 - Absolute quantity
 - Scaling variable
- L and C depends on spacing between adjacent lines
 - Relative quantity
 - Impedance Abstraction


$$Z_0 = \sqrt{\frac{L}{C}}$$

L and C can be fixed independent of A

Different A yet same Z_0 !




Interconnect Design Space Abstraction



Design Methodology – Fix Design Ratios


1. Find w/h_d , t/h_d



$$Z_0 = f(w/h_d, t/h_d, \epsilon_r)$$




↑
Given t/w
↓

2. Find s/h_d



$X_{\text{talk}} \leq 20\% V_{DD}$
Impedance unchanged
Weak coupling

Design Ratios for different impedances



$$\epsilon_r = 2.7$$

Given Z_0 and A Wire Geometry is fixed

Given t/w

$$Z_0 = f(w/h_d, t/h_d, s/h_d, \epsilon_r)$$


$$\begin{aligned} \text{ar}_1 &= w/h_d \\ \text{ar}_2 &= t/h_d \\ \text{ar}_3 &= s/h_d \end{aligned}$$

$$w = \sqrt{CD \times \text{ar}_1 / \text{ar}_2}$$


$$t = CD / w$$

$$h_d = w / \text{ar}_1$$


$$s = w \times \text{ar}_3$$



Wire Geometry Example: 50 Ω




t/w is chosen to minimize pitch




- Same trends for all A s
- t/w of 2.4 is considered


Interconnect Design Methodology



Delay Characteristics of 50 Ω line



- Rich data set linking geometry and system parameter - delay





- Tolerable xtalk up to 4 Aggressors
- Lower Z_0 ; lesser Xtalk
- V_{np} fairly independent of A

- Introduction
- Concept
- Methodology
 - Results
- Design strategies
- Conclusion




Interconnect design Strategies




Strategy: Min. delay

- Min. delay \rightarrow LC Transmission lines
 - $\sqrt{\epsilon_r} / c_0 = \sqrt{LC}$
 - Limited only by ϵ_r
 - Near speed of light propagation
 - *Large A*; delay independent of R




Min. delay - Problem Statement

- Find the minimum interconnect
X-sectional area (A_{min}) required to achieve
LC mode propagation
for a given length ?




- LC mode propagation defined as delay with in *10% of Speed of light delay*


Amin = 7.6 μm^2 for 10mm long 75 ohm line for min. delay



Amin decreases for increasing Z0




Pitch vs. Length under X-talk constraint



60 Ω - Optimal Z_0 for Min. delay


Optimal Geometry for LC Transmission lines



Design Strategy

Repeater Less Line

Repeater less line




What is the RC-LC cutoff point (A_c) ?

Equating RC and LC delays




$$A_c = \frac{1.2\rho\ell}{Z_0}$$

Ac decreases with Z0



- Optimal $Z_0 = 60\ \Omega$

Optimal Geometry for Repeater less line



Design Strategy


Min. Delay


Max. Wiring density

Strategy: Min. delay, Max. Wiring density


Define figure of merit

$$fdd = \min\left(\frac{\text{delay}}{\text{density}}\right) = \min(\text{delay} \cdot \text{pitch})$$





Strategy: Min. delay, Max. Wiring density



Optimal $Z_0 = 50\Omega$


Optimal Geometry for $L = 10 \text{ mm}$

$W = 0.65 \mu\text{m}$

$t = 1.55 \mu\text{m}$

$h_d = 0.44 \mu\text{m}$

$P = 2 \mu\text{m}$



Optimal $A = 1 \mu\text{m}^2$

Design Strategy

Min. Delay


Min. Power

Max. Wiring density

Strategy: Min. delay, power and Max. density


Define figure of merit

$$fddp = \min\left(\frac{\text{delay} \times C}{\text{density}}\right) = \min(\text{delay} \times \text{pitch} \times C)$$



- Optimal $Z_0 = 75 \Omega$
- Optimal $A = 1 \mu\text{m}^2$ for line lengths of 10mm

- Constant impedance Scaling
 - Systematic Approach to interconnect design



- Design strategies
- Applications
 - Interconnect stack technology development
 - On-chip global interconnects
 - Package level interconnects



Thank you



SEEDS FOR TOMORROW'S WORLD **IMEC**NOLOGY



Backup Slides

Interconnect Simulation Model

