MDGRAPE-4 NoC Links

Circuit and Physical Design

Duraid Madina, Makoto Taiji

SLIP 2008

Duraid Madina, Makoto Taiji MDGRAPE-4 NoC Links

イロト イポト イヨト イヨト

Dac

1



MDGRAPE-3 is an efficient chip that accelerates n-body simulations:



Vital stats:

- ▶ 130nm, 1.2V, 7Cu, 250mm²
- 230GFLOPS @ 19W, 350MHz (250MHz worst-case)
- 20 force calculation pipelines (~single precision): ~660 flops/cycle

ヘロト 不得 トイヨト 不良 トー

Put 12 chips on a board:



(~2.7TFLOPs, ~250W)

イロト イポト イヨト イヨト 一日

Dac

Put 400 boards in a room, sprinkle Xeon boxes:



(~1PFLOPs, ~200kW, 22 racks - that's all of them)

・ ロ ト ・ 厚 ト ・ 三 ト ・

MDGRAPE-3:

Works great (first running petascale machine)

▲□▶ ▲□▶ ▲ 臣▶ ▲ 臣▶ ― 臣 … のへで

MDGRAPE-3:

- Works great (first running petascale machine)
- Reasonable cost
 - Chip design: one person + some foundry help
 - 200kW: normal room, normal aircon, no hearing loss

・ロト ・ 同ト ・ ヨト ・ ヨト ・ ヨ

200

MDGRAPE-3:

- Works great (first running petascale machine)
- Reasonable cost
 - Chip design: one person + some foundry help
 - > 200kW: normal room, normal aircon, no hearing loss
- However...
 - Single purpose (more or less)

Work towards MDGRAPE-4 is well underway. We're aiming at:

- A broader range of scientific tasks
 - A heterogenous, tiled processor
 - Lightweight processor cores and special-purpose units

イロト イポト イヨト イヨト

E nac

Work towards MDGRAPE-4 is well underway. We're aiming at:

- A broader range of scientific tasks
 - A heterogenous, tiled processor
 - Lightweight processor cores and special-purpose units
- A more efficient design
 - Moving from limited use of custom cells to more widespread custom blocks
 - Low power design used wherever possible to enable high system performance through scalability

<ロト < 同ト < 回ト < ヨト = ヨ

Sac

Limited resources further motivated tiled architecture

・ロト ・ 同ト ・ ヨト ・ ヨト

Э

Limited resources further motivated tiled architecture

► If we can get some tile designs finished, we're done.

イロト イボト イヨト イヨト

- Limited resources further motivated tiled architecture
 - ► If we can get some tile designs finished, we're done.
- Quick-and-dirty ports of existing blocks to the new process and back-of-envelope numbers crunched to determine three key figures:

イロト イポト イヨト イヨト

- Limited resources further motivated tiled architecture
 - ► If we can get some tile designs finished, we're done.
- Quick-and-dirty ports of existing blocks to the new process and back-of-envelope numbers crunched to determine three key figures:
 - Total throughput

・ロト ・ 同 ト ・ 三 ト ・ 三 ト …

- Limited resources further motivated tiled architecture
 - ► If we can get some tile designs finished, we're done.
- Quick-and-dirty ports of existing blocks to the new process and back-of-envelope numbers crunched to determine three key figures:
 - Total throughput
 - Power consumption

・ロト ・ 同 ト ・ 三 ト ・ 三 ト …

- Limited resources further motivated tiled architecture
 - ► If we can get some tile designs finished, we're done.
- Quick-and-dirty ports of existing blocks to the new process and back-of-envelope numbers crunched to determine three key figures:
 - Total throughput
 - Power consumption
 - Approximate tile sizes

Estimated tile sizes of 1mm²

イロト イロト イヨト イヨト

Э

Dac

- Estimated tile sizes of 1mm²
- Significant local traffic flow (e.g. pipelined force accumulation)

・ロト ・ 同ト ・ ヨト ・ ヨト

1

- Estimated tile sizes of 1mm²
- Significant local traffic flow (e.g. pipelined force accumulation)
- However, didn't want to hit Amdahl's law too early, so identified folded torus-like network topology as offering reasonable balance:

イロト イボト イヨト イヨト

- Estimated tile sizes of 1mm²
- Significant local traffic flow (e.g. pipelined force accumulation)
- However, didn't want to hit Amdahl's law too early, so identified folded torus-like network topology as offering reasonable balance:
 - Good performance under heavy local traffic

イロト イポト イヨト イヨト

- Estimated tile sizes of 1mm²
- Significant local traffic flow (e.g. pipelined force accumulation)
- However, didn't want to hit Amdahl's law too early, so identified folded torus-like network topology as offering reasonable balance:
 - Good performance under heavy local traffic
 - Improved throughput under difficult traffic, without cost (or performance) of hypercube/fat-tree networks

イロト 不得 トイヨト イヨト

- Estimated tile sizes of 1mm²
- Significant local traffic flow (e.g. pipelined force accumulation)
- However, didn't want to hit Amdahl's law too early, so identified folded torus-like network topology as offering reasonable balance:
 - Good performance under heavy local traffic
 - Improved throughput under difficult traffic, without cost (or performance) of hypercube/fat-tree networks
 - Makes use of longer (~2.2mm, ~4.5mm) links for low latency comms in time-critical parts of code

- Estimated tile sizes of 1mm²
- Significant local traffic flow (e.g. pipelined force accumulation)
- However, didn't want to hit Amdahl's law too early, so identified folded torus-like network topology as offering reasonable balance:
 - Good performance under heavy local traffic
 - Improved throughput under difficult traffic, without cost (or performance) of hypercube/fat-tree networks
 - Makes use of longer (~2.2mm, ~4.5mm) links for low latency comms in time-critical parts of code
 - Makes good use of process' semi-global layers

- Estimated tile sizes of 1mm²
- Significant local traffic flow (e.g. pipelined force accumulation)
- However, didn't want to hit Amdahl's law too early, so identified folded torus-like network topology as offering reasonable balance:
 - Good performance under heavy local traffic
 - Improved throughput under difficult traffic, without cost (or performance) of hypercube/fat-tree networks
 - Makes use of longer (~2.2mm, ~4.5mm) links for low latency comms in time-critical parts of code
 - Makes good use of process' semi-global layers
 - Upper local layers freed for intra-tile and neighbouring-tile full-swing buses.

・ロト ・ 同ト ・ ヨト ・ ヨト

э

 Very simple (100s of LoC) A* router with one distinguishing feature: support for per net/per bus periodic boundaries

イロト イポト イヨト イヨト

- Very simple (100s of LoC) A* router with one distinguishing feature: support for per net/per bus periodic boundaries
- Obeys arbitrary symmetry constraints, allowing us to "think flat" but maintain perfectly tiled design

イロト 不得 トイヨト イヨト

- Very simple (100s of LoC) A* router with one distinguishing feature: support for per net/per bus periodic boundaries
- Obeys arbitrary symmetry constraints, allowing us to "think flat" but maintain perfectly tiled design
- Swept many design variables rapidly

・ロト ・ 同ト ・ ヨト ・ ヨト

- Very simple (100s of LoC) A* router with one distinguishing feature: support for per net/per bus periodic boundaries
- Obeys arbitrary symmetry constraints, allowing us to "think flat" but maintain perfectly tiled design
- Swept many design variables rapidly
 - Number of NoC layers (2 or 3), router radix (4, 8, 10, 12, 16), bus width (8 ~ 64 lines), line width (200nm ~ 600nm)

<ロト < 同ト < 回ト < ヨト = ヨ

Sac

- Very simple (100s of LoC) A* router with one distinguishing feature: support for per net/per bus periodic boundaries
- Obeys arbitrary symmetry constraints, allowing us to "think flat" but maintain perfectly tiled design
- Swept many design variables rapidly
 - Number of NoC layers (2 or 3), router radix (4, 8, 10, 12, 16), bus width (8 ~ 64 lines), line width (200nm ~ 600nm)
- Picked most promising layouts (minimum maximum length, turn and via counts etc) to investigate further

< □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <

 At this stage (2006), we were considering conventional, possibly low-swing differential buses

・ロト ・ 同ト ・ ヨト ・ ヨト

- At this stage (2006), we were considering conventional, possibly low-swing differential buses
- Looking at 2.5Gbps ~ 10Gbps signalling:

イロト イ押ト イヨト イヨト

- At this stage (2006), we were considering conventional, possibly low-swing differential buses
- Looking at 2.5Gbps ~ 10Gbps signalling:
 - Firebreathing mm-wave links (a la Dobkin) arbitrarily dismissed as too scary

Sac

- At this stage (2006), we were considering conventional, possibly low-swing differential buses
- Looking at 2.5Gbps ~ 10Gbps signalling:
 - Firebreathing mm-wave links (a la Dobkin) arbitrarily dismissed as too scary
 - Thicker semi-global/global wiring wasted on slower links

Sac

- At this stage (2006), we were considering conventional, possibly low-swing differential buses
- Looking at 2.5Gbps ~ 10Gbps signalling:
 - Firebreathing mm-wave links (a la Dobkin) arbitrarily dismissed as too scary
 - Thicker semi-global/global wiring wasted on slower links
- Settled on capacitively signalled LVS diff pairs (following Mensink et al.)

 Basic idea: use capacitive transmitter to save power and boost effective bandwidth



Set DC level with terminator, but no real DC current flow

イロト イボト イヨト イヨト

 Basic idea: use capacitive transmitter to save power and boost effective bandwidth



Set DC level with terminator, but no real DC current flow

Image: A matrix and a matrix

E >
On the receive side, use sense-amp to restore attenuated signal



イロト イポト イヨト イヨト

Э

Sac

On the receive side, use sense-amp to restore attenuated signal



Problem": 4.5mm link performance/power rolled off at ~5GHz

イロト イポト イヨト イヨト

イロト 不得 トイミト イヨト 一日

Vary TX/RX power budget

イロト 不得 トイヨト イヨト

= 990

- Vary TX/RX power budget
- Add repeaters

<ロト < 回ト < 回ト < 回ト < 回ト = 三日

- Vary TX/RX power budget
- Add repeaters
- Place parts of 4.5mm links on lower-k layers

イロト 不得 トイヨト イヨト

- Vary TX/RX power budget
- Add repeaters
- Place parts of 4.5mm links on lower-k layers
- Active, passive RX-side equalization

イロト イポト イヨト イヨト

1

San

- Investigated a number of different solutions:
 - Vary TX/RX power budget
 - Add repeaters
 - Place parts of 4.5mm links on lower-k layers
 - Active, passive RX-side equalization
- All these cost significant power and/or area

イロト イ押ト イヨト イヨト

► Feeling pretty sad until one morning in the shower...

▲□▶ ▲□▶ ▲ 臣▶ ▲ 臣▶ ― 臣 … のへで

- ► Feeling pretty sad until one morning in the shower...
- Decided to signal one-hot bit pairs on four-wire bundles:

Data	Encoding
00	0001
01	0010
10	0100
11	1000

< □ > < @ > < 注 > < 注 > ... 注

- ► Feeling pretty sad until one morning in the shower...
- Decided to signal one-hot bit pairs on four-wire bundles:

Data	Encoding
00	0001
01	0010
10	0100
11	1000

Called this "quadrature signalling" for want of a better name

<ロト < 回ト < 回ト < 回ト < 回ト = 三日

SOG

- Feeling pretty sad until one morning in the shower...
- Decided to signal one-hot bit pairs on four-wire bundles:

Data	Encoding
00	0001
01	0010
10	0100
11	1000

- Called this "quadrature signalling" for want of a better name
- TX trivial, but how to sense?

<ロト < 回ト < 回ト < 回ト < 回ト = 三日

SOG

It turns out that you can build a sense-amp to sense quadrature signals. With a bit of care, the following circuit works reliably:



< □ > < 同 > < 三</p>

Sac

It turns out that you can build a sense-amp to sense quadrature signals. With a bit of care, the following circuit works reliably:



Just need to watch out for pitfalls

Image: A math a math

Variation is a real problem

・ロト ・四ト ・ヨト ・ヨト

E DQC

- Variation is a real problem
 - Four critical FETs instead of two

イロト 不同 トイヨト イヨト

E DQC

- Variation is a real problem
 - Four critical FETs instead of two
 - Even with those perfectly matched, increased sensitivity to skew forces tighter matching on TX side also

<ロト < 回ト < 回ト < 回ト < 回ト = 三日

- Variation is a real problem
 - Four critical FETs instead of two
 - Even with those perfectly matched, increased sensitivity to skew forces tighter matching on TX side also
- Layout critical on both ends

<ロト < 回ト < 回ト < 回ト < 回ト = 三日

• QSA layout is more or less as in this schematic:



イロト イポト イヨト イヨト

Э

SQA

QSA layout is more or less as in this schematic:



Uniform, n-wavelength poly pitches improve matching

イロト・ペロト・クロト

SQA

QSA layout is more or less as in this schematic:



- Uniform, n-wavelength poly pitches improve matching
- TX similar: simple arrays of identical devices

イロト イボト イヨト イヨト

A key variation-related decision: signal around vdd or gnd?

▲□▶ ▲□▶ ▲ 臣▶ ▲ 臣▶ 三臣 - のへで

- A key variation-related decision: signal around vdd or gnd?
- Each has pros and cons...

イロト 不得 トイミト イヨト 一日

Pitfall: Vcm

Signalling around vdd gets higher capacitance and lower variation from the TX varactors:



イロト イポト イヨト イヨト

Э

Sac

 However, signalling around gnd enables the use of PMOS sense FETs in the receiver, allowing significantly lower offsets.

・ロト ・ 同ト ・ ヨト ・ ヨト

Э

- However, signalling around gnd enables the use of PMOS sense FETs in the receiver, allowing significantly lower offsets.
- ► In our situation, this turned out to be the more important effect.

<ロト < 同ト < 回ト < ヨト = ヨ

Sac

In addition to getting RX and TX circuits right, need to keep link skew down. Two main effects identified:

イロト イポト イヨト イヨト

E nac

- In addition to getting RX and TX circuits right, need to keep link skew down. Two main effects identified:
 - Intrinsic layout: required development of a simple tuner to adjust twist locations and add extra length (serpentine) to match wire loads within and between buses

イロト イポト イラト イラト 一戸

- In addition to getting RX and TX circuits right, need to keep link skew down. Two main effects identified:
 - Intrinsic layout: required development of a simple tuner to adjust twist locations and add extra length (serpentine) to match wire loads within and between buses
 - Thermal: planning for 30 °C temperature deltas leads to nearly 10% resistance change

イロト イポト イラト イラト 一戸

Sac

- In addition to getting RX and TX circuits right, need to keep link skew down. Two main effects identified:
 - Intrinsic layout: required development of a simple tuner to adjust twist locations and add extra length (serpentine) to match wire loads within and between buses
 - Thermal: planning for 30 °C temperature deltas leads to nearly 10% resistance change
 - Smaller effect than on TX/RX blocks, but too large to ignore

<ロト < 同ト < 回ト < ヨト = ヨ

Sac

- In addition to getting RX and TX circuits right, need to keep link skew down. Two main effects identified:
 - Intrinsic layout: required development of a simple tuner to adjust twist locations and add extra length (serpentine) to match wire loads within and between buses
 - Thermal: planning for 30 °C temperature deltas leads to nearly 10% resistance change
 - Smaller effect than on TX/RX blocks, but too large to ignore
- Thermal and cross-wafer/lot-to-lot variation handled through per-bus clock verniers

<ロト < 同ト < 回ト < ヨト = ヨ

San

Pitfall: Other Wire Effects

- Usually suppose that more, thinner links will yield a better result
- Often true today, but problems with wire scaling motivate fatter serial links:



► 350nm links give close-to-bulk resistivity and low variation

Sac

Pitfall: Other Wire Effects

- Usually suppose that more, thinner links will yield a better result
- Often true today, but problems with wire scaling motivate fatter serial links:



350nm links give close-to-bulk resistivity and low variation

• • = • • = •

Despite best efforts in TX and RX cell design, yield still low

▲□▶ ▲□▶ ▲ 臣▶ ▲ 臣▶ 三臣 - のへぐ

- Despite best efforts in TX and RX cell design, yield still low
- A function of bit error rate, difficult and/or timeconsuming to estimate

イロト 不得 トイヨト イヨト

= nac

- Despite best efforts in TX and RX cell design, yield still low
- A function of bit error rate, difficult and/or timeconsuming to estimate
 - But simple, highly regular layout diminishes a number of layout-dependent effects (well proximity, stress, OPC) leaving basic (WL)^{1/2}-like random variations more dominant

<ロト < 回ト < 回ト < 回ト < 回ト = 三日
- Despite best efforts in TX and RX cell design, yield still low
- A function of bit error rate, difficult and/or timeconsuming to estimate
 - But simple, highly regular layout diminishes a number of layout-dependent effects (well proximity, stress, OPC) leaving basic (WL)^{1/2}-like random variations more dominant
- Essential to insert spare bus lines

イロト 不得下 不良下 不良下 一度

Sac

- Despite best efforts in TX and RX cell design, yield still low
- A function of bit error rate, difficult and/or timeconsuming to estimate
 - But simple, highly regular layout diminishes a number of layout-dependent effects (well proximity, stress, OPC) leaving basic (WL)^{1/2}-like random variations more dominant
- Essential to insert spare bus lines
 - QSAs small and reliable enough (temporally speaking) that adding spares is more effective than adding sophisticated ECC from a power/performance standpoint

<ロ> (四) (四) (三) (三) (三) (三)

Result

- Result: Quadrature TX/RX enables successful 8GHz operation across 4.5mm links
 - With low area.. (TX essentially unchanged, RX reduced due to elimination of EQ)
 - ..and low power (61fJ/bit typical at 8GHz in 1.0V 65nm)



Duraid Madina, Makoto Taiji

A number of variants on the sense-amp are possible (as usual)

<ロト <回ト < 三ト < 三ト 三日

• A number of variants on the sense-amp are possible (as usual)

 Static (as opposed to clocked) load device costs power, but greatly reduces kickback and parasitic clock noise, and saves some clock power (will be more useful with short-channel 45nm, 32nm)

イロト イポト イヨト イヨト

SQA

- A number of variants on the sense-amp are possible (as usual)
 - Static (as opposed to clocked) load device costs power, but greatly reduces kickback and parasitic clock noise, and saves some clock power (will be more useful with short-channel 45nm, 32nm)
 - Can push this even further (peaking loads, body biasing)

イロト イポト イヨト イヨト

• A number of variants on the sense-amp are possible (as usual)

- Static (as opposed to clocked) load device costs power, but greatly reduces kickback and parasitic clock noise, and saves some clock power (will be more useful with short-channel 45nm, 32nm)
- Can push this even further (peaking loads, body biasing)
- Lower-speed, zero static power variants will be more efficient than standard differential circuits in highly power concious/low voltage situations

イロト イポト イヨト イヨト

• A number of variants on the sense-amp are possible (as usual)

- Static (as opposed to clocked) load device costs power, but greatly reduces kickback and parasitic clock noise, and saves some clock power (will be more useful with short-channel 45nm, 32nm)
- Can push this even further (peaking loads, body biasing)
- Lower-speed, zero static power variants will be more efficient than standard differential circuits in highly power concious/low voltage situations
 - Plenty of low-power quadrature sense-amp topologies to explore...

イロト イポト イヨト イヨト

• A number of variants on the sense-amp are possible (as usual)

- Static (as opposed to clocked) load device costs power, but greatly reduces kickback and parasitic clock noise, and saves some clock power (will be more useful with short-channel 45nm, 32nm)
- Can push this even further (peaking loads, body biasing)
- Lower-speed, zero static power variants will be more efficient than standard differential circuits in highly power concious/low voltage situations
 - Plenty of low-power quadrature sense-amp topologies to explore...

<ロ> (四) (四) (三) (三) (三) (三)

A number of well-known equalizer designs plug directly into a QSA: where yield and/or area are much less important than absolute speed, these deliver significant gains, sometimes at modest power costs Periodic router turned out to be more useful than we expected

イロト 不得 トイヨト イヨト 一臣

- > Periodic router turned out to be more useful than we expected
 - Saved a lot of time during early design space exploration

イロト 不得 トイヨト イヨト

= 990

- Periodic router turned out to be more useful than we expected
 - Saved a lot of time during early design space exploration
 - Kept saving minutes here and there by shrinking GDS files, detail router and extraction runtimes

Sac

- Periodic router turned out to be more useful than we expected
 - Saved a lot of time during early design space exploration
 - ► Kept saving minutes here and there by shrinking GDS files, detail router and extraction runtimes
- A design methodology gaining traction recently is "let's place the cells uniformly and then just let the router do its thing" (witness new relative placement commands in IC Compiler, Matlab cell layout scripts, etc)

San

- Periodic router turned out to be more useful than we expected
 - Saved a lot of time during early design space exploration
 - Kept saving minutes here and there by shrinking GDS files, detail router and extraction runtimes
- A design methodology gaining traction recently is "let's place the cells uniformly and then just let the router do its thing" (witness new relative placement commands in IC Compiler, Matlab cell layout scripts, etc)
- This works fine, but we can potentially improve router and extraction runtimes if placement/symmetry information can be communicated to these tools

 MDGRAPE-4 designed from the ground up as a heterogenous, tiled processor

イロト イボト イヨト イヨト

= 9QQ

- MDGRAPE-4 designed from the ground up as a heterogenous, tiled processor
- Early design centered on tightly coupled floorplanning and link length estimation

<ロ> (四) (四) (三) (三) (三) (三)

- MDGRAPE-4 designed from the ground up as a heterogenous, tiled processor
- Early design centered on tightly coupled floorplanning and link length estimation
- NoC design exploration used periodic wire router to quickly prototype various designs

Sac

- MDGRAPE-4 designed from the ground up as a heterogenous, tiled processor
- Early design centered on tightly coupled floorplanning and link length estimation
- NoC design exploration used periodic wire router to quickly prototype various designs
- One-hot quadrature links save power, reduce area and improve link speed compared to standard differential designs

San

- We'd like to thank Fujitsu Microelectronics, Berkeley Design Automation and Magma Design Automation for their support
- > Thanks to Miki Tanaka (AIST) for work on the periodic router
- Thanks also to James Victory (Jazz Semiconductor) for MOSVAR model insights
- We're grateful for funding from Japan's JSPS and RIKEN

・ロト ・ 同ト ・ ヨト ・ ヨト

Thanks for listening - any questions?

More bits and pieces online: http://mdgrape.gsc.riken.jp

イロト 不得 トイヨト イヨト