



# Process-Induced Skew Variation for Scaled 2-D and 3-D ICs

Hu Xu, Vasilis F. Pavlidis, and Giovanni De Micheli  
LSI-EPFL

July 26, 2010


SLIP 2010, Anaheim, USA





# Presentation Outline

- 2-D and 3-D Clock Distribution Networks
- Effect of Process Variations on Clock Skew
- Modeling Process-Induced Skew in 2-D and 3-D Clock Trees
- Comparison between Scaled 2-D and 3-D H-trees
- Conclusions




# Presentation Outline

- 2-D and 3-D Clock Distribution Networks
- Effect of Process Variations on Clock Skew
- Modeling Process-Induced Skew in 2-D and 3-D Clock Trees
- Comparison between Scaled 2-D and 3-D H-trees
- Conclusions




# 2-D Clock Distribution Networks (CDNs)

- 2-D clock tree




Elmore-Planar-DME [1]

- 2-D clock mesh




Clock mesh [2]





Clock mesh as the leaves of a tree [3]


[1] A. B. Kahng *et al.*, "Planar-DME : A Single-Layer Zero-Skew Clock Tree Router," *IEEE Trans. on CAD*, 15(1), 1996.  
[2] E. Friedman, "Clock Distribution Networks in Synchronous Digital Integrated Circuits," *Proc. of the IEEE*, 89(5), 2001.  
[3] S. Abe *et al.*, "Clock Skew Evaluation Considering Manufacturing Variability in Mesh-Style Clock Distribution," *Proc. of ISQED*, 2008.



# 2-D CDNs with Technology Scaling




- Area decreases
- Delay of buffer decreases
- Leakage power increases
- $R$  of wire increases
- Variability/mean increases





2009 ITRS—MPU/ASIC Half Pitch and Gate Length Trends [1]

[1] "International Technology Roadmap for Semiconductors," 2009. [Online]. Available: <http://www.itrs.net>.




# Integration Approaches for 3-D ICs

- Wire-bond packaging
- Wafer/die-bond integration
  - Through Silicon Via (TSV)





(a) Wire-bond packaging [1]




(b) Wafer/die bonding and TSVs [2, 3]



# 3-D Integrated Circuits



3-D ICs – vertically stacked devices and/or circuit blocks in one circuit. [1, 2]




Interconnect length vs. number of planes. [3]




# CDNs in 3-D circuits


- Synthesized 3-D clock tree
- Symmetric 3-D clock tree



A synthesized 3-D clock tree with 87 TSVs [1]




3-D global H-trees spanning multiple planes. [2]




# Presentation Outline

- 2-D and 3-D Clock Distribution Networks
- **Effect of Process Variations on Clock Skew**
- Modeling Process-Induced Skew in 2-D and 3-D Clock Trees
- Comparison between Scaled 2-D and 3-D H-trees
- Conclusions




# Skew of CDNs

- Clock skew is the difference between the delay from the clock source to various clock sinks
  - Pair wise skew – the skew between each pair of sinks (data-related sinks)
  - Global skew – the skew between the minimum and maximum path delay
- The highest operating frequency of a circuit is constrained by the skew of the CDN





## Design of CDNs





# Sources of Process Variations







# Presentation Outline

- 2-D and 3-D Clock Distribution Networks
- Effect of Process Variations on Clock Skew
- Modeling Process-Induced Skew in 2-D and 3-D Clock Trees
- Comparison between Scaled 2-D and 3-D H-trees
- Conclusions

# Modeling Process-Induced Skew in 2-D Clock Trees






- Corner analysis (best/nominal/worst-case analysis) – coarse estimation
- Statistical skew analysis (SSA)
  - Only random variations (WID) are handled
  - The subpaths rooted at the same node are considered independent from each other
- Statistical static timing analysis (SSTA)
  - Apply SSTA to CDNs
  - The methodology and requirements are similar to SSA





# Clock Paths in 3-D Clock Trees









**Correlated**



# Distribution of Buffer Characteristics

- The distribution of buffer characteristics depends on the input slew rate
- An elemental circuit is used to determine the PDF of  $D_b$ ,  $R_b$ ,  $C_b$ , which are considered as Gaussian distributions





# Presentation Outline




- 2-D and 3-D Clock Distribution Networks
- Effect of Process Variations on Clock Skew
- Modeling Process-Induced Skew in 2-D and 3-D Clock Trees
- Comparison between Scaled 2-D and 3-D H-trees
- Conclusions



# Accuracy of the Model




## • 2-D CDNs

- UMC 90 nm CMOS technology
- Buffers are inserted under the same constraint of slew rate
- The error compared with Monte-Carlo simulations is below 10%




## • 3-D CDNs



- UMC 90 nm CMOS technology
- Three planes, 48 sinks in total
- The error is < 10%



# Skew Variation of Clock Trees in Scaled 2-D ICs



- A global clock H-tree with 256 sinks
  - The characteristics of buffers is obtained from ITRS
  - The  $\sigma$  of skew variation is compared for five technology nodes





- Standard deviation array at 90 nm technology node




# Skew Variation in 3-D Clock Trees

- A global clock H-tree with 256 sinks
  - The parameters are similar to the 2-D CDN at 90 nm technology node
  - The  $\sigma$  of the skew<sup>3</sup> between the bottom and topmost planes is the largest



- Example of a 3-plane H-tree with 48 sinks


- $\sigma$  of skew in a 8-plane H-tree



# Skew Variation in 3-D ICs with Different Numbers of Planes

- The number of planes increases from one to ten
- The side length decreases with # of planes,  $L_{plane} \propto \sqrt{\frac{A_1}{N}}$


# of planes	1	2	3	4	5	6	7	8	9	10
$\mu$ [fs]	0	2.9	9.8	20.9	36.0	55.2	78.5	106	137	173
$\sigma$ [ps]	12.1	11.1	10.5	10.3	10.2	10.3	9.5	8.9	9.0	9.1
$\mu/\sigma$ [%]	0	0.0	0.1	0.2	0.4	0.5	0.8	1.2	1.5	1.9
$f_{max}$ [GHz]	2.75	3.00	3.19	3.25	3.26	3.22	3.50	3.74	3.72	3.65



# Comparison on Process-Induced Skew Variation between Technology Scaling and 3-D Integration



Tech. node	# of planes									
	1	2	3	4	5	6	7	8	9	10
90 nm	12.1	11.1	10.5	10.3	10.2	10.3	9.5	8.9	9.0	9.1
65 nm	10.6	10.1	9.6	9.1	8.5	8.7	8.8	8.6	8.6	8.3
45 nm	9.6	9.3	9.0	7.7	8.2	8.3	8.2	7.9	7.6	7.4
32 nm	6.7	5.4	6.0	6.5	6.2	6.2	5.7	6.2	6.1	5.9
22 nm	5.4	4.8	5.2	4.9	4.8	4.8	4.7	4.6	4.7	4.7




- The skew variation is shown to decrease more with technology scaling as compared to 3-D integration
- However, a multiplane circuit with a comparable or smaller skew variation can provide an alternative to aggressive technology scaling




# Presentation Outline

- 2-D and 3-D Clock Distribution Networks
- Effect of Process Variations on Clock Skew
- Modeling Process-Induced Skew in 2-D and 3-D Clock Trees
- Comparison between Scaled 2-D and 3-D H-trees
- **Conclusions**



# Conclusions

- The effect of process variations on the clock skew of scaled 2-D ICs and 3-D ICs is analyzed
- An accurate method to estimate the skew variation considering the input slew of buffers has been developed
- Skew variation decreases in different ways between technology scaling and 3-D integration
- Skew variation in 2-D ICs with technology scaling decreases more than in 3-D ICs
- 3-D integration provides an alternative to offer high device density and low process-induced skew variation



Thank you!