

## PROGRAM

Time (Pacific Time)	Program
8:30	Welcome, Program Overview, Housekeeping, Keynote Introduction
8:40	<b>Keynote Session 1 — Outlook of device and assembly technologies enabling high-performance mobile computing (<a href="#">abstract</a>)</b> Mustafa Badaroglu ( <i>Qualcomm, Belgium</i> )
9:20	Q&A
9:35	Break
9:45	<b>Paper Session 1 — Interconnect Aspects of Advanced Technologies and Applications (3 x 20 min.)</b> Session Chair: Brian Cline ( <i>ARM, USA</i> ) <ul style="list-style-type: none"><li>◦ <b>Communication architecture enabling 100X accelerated simulation of biological neural networks</b> <small>Kevin Kauth, Tim Stadtmann, Ruben Brandhofer, Vida Sobhani and Tobias Gemmeke (<i>IDS, RWTH Aachen University, Germany</i>)</small></li><li>◦ <b>Pathfinding for 2.5D interconnect technologies</b> <small>Saptadeep Pal and Puneet Gupta (<i>UCLA, USA</i>)</small></li><li>◦ <b>Global interconnects in VLSI complexity SFQ systems</b> <small>Tahereh Jabbari and Eby Friedman (<i>University of Rochester, USA</i>)</small></li></ul>
10:45	Discussants + Q&A <ul style="list-style-type: none"><li>• <a href="#">Louis Scheffer</a> (<i>HHMI, USA</i>)</li><li>• <a href="#">Sung-Kyu Lim</a> (<i>Georgia Tech, USA</i>)</li></ul>
11:00	<b>Invited Session 1 — Quantum Computing (2 x 25 min.)</b> Session Chair: <a href="#">Rasit O. Topaloglu</a> ( <i>IBM, USA</i> ) <ul style="list-style-type: none"><li>◦ <b>Building a quantum computer</b> <small>Barry C. Sanders (<i>University of Calgary, Canada</i>)</small></li><li>◦ <b>Extending quantum systems with optical interconnects</b> <small>Jason Orcutt (<i>IBM, USA</i>)</small></li></ul>
11:50	Discussants + Q&A <ul style="list-style-type: none"><li>• Koen Bertels (<i>QBee, Portugal &amp; University of Porto, Portugal</i>)</li></ul>
12:00	Break / Open Discussion — Problems and Pathfinding Challenges
12:30	<b>Keynote Session 2 — Wafer scale interconnect and pathfinding for machine learning hardware (<a href="#">abstract</a>)</b> Patrick Groeneveld ( <i>Cerebras Systems, USA</i> )
13:10	Q&A
13:25	<b>Invited Session 2 — NoCs (2 x 25 min.)</b> Session Chair: Dirk Stroobandt ( <i>Ghent University, Belgium</i> ) <ul style="list-style-type: none"><li>◦ <b>Analytical modeling of NoCs for fast simulation and design exploration</b> <small>Raid Ayoub (<i>Intel, USA</i>)</small></li><li>◦ <b>Role of on-chip networks in building domain-specific architectures (DSAs) for sparse computations</b> <small>Abhishek Jain (<i>Xilinx, USA</i>)</small></li></ul>
14:15	Discussants + Q&A <ul style="list-style-type: none"><li>• Henri Fraisse (<i>Xilinx, USA</i>)</li><li>• Paolo D'Alberto (<i>Xilinx, USA</i>)</li></ul>
14:25	Break
14:35	<b>Paper Session 2 — Interconnect Prediction, Analysis and Optimization (3 x 20 min.)</b> Session Chair: Mahesh Iyer ( <i>Intel, USA</i> ) <ul style="list-style-type: none"><li>◦ <b>Revisiting inherent noise floors for interconnect prediction</b> <small>Tuck-Boon Chan (<i>Qualcomm, USA</i>), Andrew B. Kahng (<i>UCSD, USA</i>) and Mingyu Woo (<i>UCSD, USA</i>)</small></li><li>◦ <b>3D NoC emulation model on a single FPGA</b> <small>Jonathan D'hoore (<i>Ghent University, Belgium</i>), Poona Bahrebar (<i>UC Irvine, USA &amp; Ghent University, Belgium</i>) and Dirk Stroobandt (<i>Ghent University, Belgium</i>)</small></li><li>◦ <b>Optimal bounded-skew Steiner trees to minimize maximum k-active dynamic power</b> <small>Hamed Fatemi (<i>NXP Semiconductors, USA</i>), Andrew B. Kahng (<i>UCSD, USA</i>), Minsoo Kim (<i>UCSD, USA</i>) and Jose Pineda de Gyvez (<i>NXP Semiconductors, USA</i>)</small></li></ul>
15:35	Discussants + Q&A <ul style="list-style-type: none"><li>• Patrick Groeneveld (<i>Cerebras Systems, USA</i>)</li><li>• <a href="#">Rob Aitken</a> (<i>ARM, USA</i>)</li></ul>
15:50	Workshop Closing — Future directions/Community mechanisms