23rd ACM/IEEE International Workshop on System-level Interconnect Pathfinding (SLIP)

Co-hosted with ACM/IEEE Intl. Conf. on Computer-Aided Design (ICCAD)

November 4, 2021 Virtual Event

Accepted papers are published in IEEE/ACM proceedings.

GENERAL INFORMATION

The 2021 ACM/IEEE International Workshop on System-Level Interconnect Pathfinding (SLIP) is the 23rd edition of the Workshop.

SLIP, co-hosted with <u>ICCAD 2021</u>, will bring together researchers and practitioners who have a shared interest in the challenges and futures of system-level interconnect, coming from wide-ranging backgrounds that span system, application, design and technology.

The technical goal of the workshop is to

- 1. identify fundamental problems, and,
- 2. foster new pathfinding of design, analysis, and optimization of system-level interconnects with emphasis on system-level interconnect modeling and pathfinding, DTCO-enhanced interconnect fabrics, memory and processor communication links, novel dataflow mapping for machine learning, 2.5/3D architectures, and new fabrics for the beyond-Moore era.

Original submissions in the form of regular technical papers, invited sessions (tutorials, panels, special-topic sessions), workshop discussion topics, and posters are welcome. Program content is accepted based on novelty and contributions to the advancement of the field. Accepted technical papers will be published in the ACM and IEEE digital libraries.

PROGRAM

Time (Pacific Time)	Program
6:00	General Chair Message — Welcome Message & Opening Remarks (15 min.)
	Mustafa Badaroglu (Qualcomm, Belgium)
6:15	Session 1 — System Technology Co-Optimization for Advanced Physical Design (3 x 25 min.)
	Session Chairs: Yuzo Fukuzaki (TechInsights, Canada) & Ivan Ciofi (imec, Belgium)
	 A novel system-level physics-based electromigration modelling framework; Application to the power delivery network
	Houman Zahedmanesh ¹ , Ivan Ciofi ¹ , Odysseas Zografos ¹ , Mustafa Badaroglu ² , and Kristof Croes ¹ **Image of the Communication of
	 Design and system technology co-optimization sensitivity prediction for VLSI technology development using machine learning Chung-Kuan Cheng, Chia-Tung Ho, Chester Holtz, and Bill Lin University of California, San Diego, USA
7:30	Enabling chiplet integration beyond 7nm (Invited Talk) Suresh Ramalingam Xilinx Inc., USA
	Q&A (10 min.)
7:40	Session 2 — 3D EDA and Security (3 x 25 min.)
	Session Chairs: Shantanu Dutt (University of Illinois at Chicago, USA) & Seungwon Kim (University of California, Sa
	Diego, USA)
	 Design and sign-off methodologies for wafer-to-wafer bonded 3D-ICs at advanced nodes (Invited) Giuliano Sisto¹, Rongmei Chen², Richard Chou¹, Geert Van der Plas², Eric Beyne², Rod Metcalfe¹ and Dragomir Milojevic² ¹Cadence Design Systems, USA ²imec, Belgium
	 Chip stacking and packaging technology explorations for hardware security (Invited Talk) Makoto Nagata Kobe University, Japan
8:55	 Performance-aware interconnect delay insertion against EM side-channel attack Minmin Jiang and Vasilis Pavlidis University of Manchester, UK
	Q&A (10 min.)
9:05	Keynote Address — Recent advances and future challenges in 2.5D/3D heterogeneous integration (Abstract)
	Tanay Karnik (Intel Corp., USA)
9:45	Session Chairs: Ismail Bustany (Xilinx, USA) & Brian Cline (ARM, USA)
	Q&A (10 min.)

13:20	General Chair Closing Remarks — Audience Poll & Closing Remarks (10 min.) Mustafa Badaroglu (Qualcomm, Belgium)
	Q&A (15 min.)
13:05	 Network-on-Chips for future 3D stacked dies (Invited Talk) Tiago Mück Arm, USA
	• RAMAN: Reinforcement learning inspired algorithm for mapping applications onto mesh Network-on-Chi Jitesh Choudhary ¹ , Soumya J ¹ , and Linga Reddy Cenkeramaddi ² **IBITS Pilani, India** **2University of Agder, Norway**
	 SID-Mesh: Diagonal mesh topology for silicon interposer in 2.5D NoC with introducing a new routing algorithm Babak Sharifpour, Mohammad Sharifpour, and Midia Reshadi Islamic Azad University, Iran
	 The open domain-specific architecture: An introduction (Invited Talk) Bapi Vinnakota ODSA, USA
	Session Chairs: Pascal Vivet (CEA, France) & Poona Bahrebar (Ghent University, Belgium)
11:20	Session 4 — 3D Interconnects and Networks-on-Chips (4 x 25 min.)
	Q&A (10 min.)
11:10	 Designing a multi-chiplet manycore system using the POPSTAR optical NoC architecture (Invited Talk) Yvain Thonnart CEA-LIST, France
	 Silicon photonics technology for terabit-scale optical I/O (Invited Talk) Joris Van Campenhout imec, Belgium
	Giovanna Calò ¹ , Gaetano Bellanca ² , Davide Bertozzi ² , Marina Barbiroli ³ , Franco Fuschini ³ , Giovanni Serafino ⁴ , Velio Tralli ² , and Vincenzo Petruzzelli ¹ ¹ Polytechnic University of Bari, Italy ² University of Ferrara, Italy ³ University of Bologna, Italy ⁴ TeCIP Institute, Italy
	Reconfigurable on-chip wireless interconnections through optical phased arrays
	Session Chairs: Dirk Stroobandt (Ghent University, Belgium) & Rasit Topaloglu (IBM, USA)
9:55	Session 3 — Next Generation Optical Interconnects (3 x 25 min.)
(Pacific Time)	
Time	Program

Committee Members

GENERAL CHAIR

Mustafa Badaroglu Qualcomm, Belgium

STEERING COMMITTEE CHAIR

Dirk Stroobandt Ghent University, Belgium

TECHNICAL PROGRAM CO-CHAIRS

Brian Cline ARM, USA Ismail Bustany Xilinx, USA

SPECIAL SESSION CO-CHAIRS

<u>Pascal Vivet</u> CEA, France <u>Yuzo Fukuzaki TechInsights, Canada</u>

FINANCE CHAIR

Ivan Ciofi imec, Belgium

PUBLICITY CHAIR

Poona Bahrebar Ghent University, Belgium

PUBLICATIONS CHAIR

Seungwon Kim University of California, San Diego, USA

STEERING COMMITTEE

Andrew Kahng *University of California, San Diego, USA*Dirk Stroobandt *Ghent University, Belgium*Baris Taskin *Drexel University, USA*

PROGRAM COMMITTEE

Ivan Ciofi *imec, Belgium* Shantanu Dutt *University of Illinois at Chicago, USA* Payman Zarkesh-Ha *University of New Mexico, USA* Rasit Topaloglu *IBM, USA* Titash Rakshit *Qualcomm, USA*